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PIVAbstract Multilevel inverters are suggested to obtain high quality output voltage. In this paper, a
new hybrid conﬁguration is proposed, obtained by cascading one four switches H-bridge cell with a
family of multilevel inverters. In addition, by the use of speciﬁc sequence for value of DC sources
named Fibonacci series, asymmetrical topology of proposed inverter is introduced. Main advanta-
ges are that proposed inverter has least Peak Inverse Voltage (PIV) than other conventional multi-
level converters in both symmetric and asymmetric modes. Also, this topology doubles the number
of output levels using only one cascaded four switches H-bridge cell. The PCI-1716 DAQ using PC
has been used to generate switching pulses in experimental results. For presenting valid perfor-
mance of proposed conﬁguration, simulation results carried out by MATLAB/SIMULINK soft-
ware and the validity of the proposed multilevel inverter is veriﬁed by experimental results.
ª 2014 Production and hosting by Elsevier B.V. on behalf of Faculty of Engineering, Alexandria
University.1. Introduction
High-power industrial applications of converters have been
revolutionized in the recent decades by the advent of multilevel
converters [1]. Lately, multilevel converters have presented an
important development to reach higher power with increasingvoltage levels [2]. Also many multilevel inverter conﬁgurations
and pulse width modulation (PWM) techniques are presented
to improve the output voltage harmonic spectrum [3–5]. Mul-
tilevel inverters can be considered as voltage synthesizers,
wherein the output voltage is synthesized from many discrete
smaller voltage levels. Compared with the traditional two-level
voltage inverter, the main advantages of the multilevel invert-
ers are having smaller output voltage step, lower harmonic
components, better electromagnetic compatibility and lower
switching losses [2,6–9]. They can also operate at both funda-
mental switching frequency and higher switching frequencies
in accord with the implementations [9]. But, the main draw-
backs of the multilevel inverters are the use of a larger number
of semiconductors and a complex control circuitry and needing
the balancing of the voltage at the boundaries of capacitors
[10,11].
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Figure 3 Four switches three level H-bridge inverter.
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and modular multilevel converters offer several beneﬁts such
as possibility of eliminating ac side ﬁlters and interfacing trans-
former in some applications where it is appropriate, low dv/dt
and switching losses as converter switches operate at low fre-
quency [12,13].
In the present paper, a new hybrid symmetric and hybrid
asymmetric topology of multilevel inverter has been investi-
gated. In symmetrical mode the value of PIV and the number
of switches versus other conventional symmetric converters
has been reduced. For magnitude selection of DC voltage
sources in asymmetrical mode Fibonacci series [14], has been
used. This cause signiﬁcant reduction in total switches PIV
with respect to other multilevel topologies. Simulation results
and comparison studies and experimental results verify validity
of theoretical consideration.
2. Case study
2.1. Conventional cascaded H-bridge multilevel inverter
One of the basic structures for multilevel inverters is cascaded
H-bridge inverter. Fig. 1 shows a single phase cascaded multi-
level inverter.
In cascaded H-bridge multilevel inverters each DC source is
connected to different stages. If all DC voltage sources in
Fig. 1, equal to Vdc = 1pu, the converter is known as symmet-
ric multilevel inverter. In symmetric topology, each cell can
generate three voltage levels +Vdc, 0, Vdc. The number of
output voltage levels can be obtained by:
m ¼ 2nþ 1 ð1Þ
and PIV is given by:
PIV ¼ 4nVdc ð2Þ
where n is the number of DC sources and m is the number of
voltage levels. To obtain large number of output voltage levels,
asymmetric multilevel inverter can be used. In binary topology4S
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Figure 2 Family of multilevelof asymmetric cascaded multilevel inverter, maximum output
voltage levels and PIV are given by:
m ¼ 2nþ1  1 if Vdci ¼ 2i1Vdc for i ¼ 1; 2; . . . ; n ð3Þ
PIV ¼ 4ð2n  1ÞVdc ð4Þ
and in trinary topology, maximum output voltage levels and
PIV are given by:
m ¼ 3n if Vdci ¼ 3i1Vdc for i ¼ 1; 2; . . . ; n ð5Þ
PIV ¼ 2ð3n  1ÞVdc ð6Þ2.2. A symmetrical topology of multilevel inverter
In [15], a new symmetrical topology of multilevel inverter is
introduced, as presented in Fig. 2. In this conﬁguration all of
negative and positive levels can be obtained.
This conﬁguration consists of DC voltage sources and
(2n+ 2) unidirectional switches. Maximum output voltage
can be obtained as follows:
VOmax ¼ V1 þ V2 þ . . .þ Vn; V1 ¼ V2 ¼ . . . ¼ Vn ð7Þ
For Vn = Vdc, maximum output voltage will be
VOmax ¼ nVdc. The number of output voltage levels and PIV
can be obtained by:
m ¼ 2nþ 1 ð8Þ
PIV ¼ 4nVdc ð9Þ8S
7S
oV −
4nS
4    1nS −
4n  2S −
4n  3S − 
dcnV
aded multilevel inverter.
+
S2 2n +
S2 1n +
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inverters proposed in [15].
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Figure 4 Proposed structure.
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Figure 5 Operation of 15-level proposed symmetric converter: (a) The conﬁguration of a 15-level proposed symmetric MLI; (b) Carriers
and reference signals; (c) Output voltage; (d) Frequency spectrum of output voltage.
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3.1. Hybrid symmetric converter
In this paper, to increase the output voltage levels only four
switches H-bridge inverter in Fig. 3 has been mixed by speciﬁc
topology shown in Fig. 2 as series (Fig. 4).
In proposed converter, with nDC sources, in order to double
the number of output voltage levels in speciﬁc conﬁguration
basic structure, H-bridge DC source value is selected half of
the minimum value of basic structure DC voltage sources.For example, if all DC voltage sources in Fig. 4 are equal to
Vdc = 1pu, selected value for H-bridge DC source will be
1
2
Vdc ¼ 0:5pu.
In Fig. 4 value of VHbridge is
ViðminÞ
2
¼ V1
2
. Since in hybrid
symmetric topology, DC voltage sources in basic structure
are the same, this inverter can be known as a symmetric mul-
tilevel inverter. The number of output voltage levels, is
obtained by m= 4n  1, where n is the number of DC voltage
sources.
The PIV value of hybrid symmetric topology is given by:
PIV ¼ ð4n 2ÞVdc ð10Þ
Table 1 ON state switches lookup table for symmetric
proposed topology.
Output
voltage
ON state switches
+350 (S1, S4, S6, S8, Sh2, Sh4)
+300 (S1, S4, S6, S8, Sh2, Sh3) or (S1, S4, S6, S8, Sh1, Sh4)
+250 (S1, S4, S6, S8, Sh1, Sh3) or (S2, S4, S6, S8, Sh2, Sh4)
(S1, S4, S6, S7, Sh2, Sh4)
+200 (S2, S4, S6, S8, Sh2, Sh3) or (S2, S4, S6, S8, Sh1, Sh4)
(S1, S4, S6, S7, Sh2, Sh3) or (S1, S4, S6, S7, Sh1, Sh4)
+150 (S2, S4, S6, S8, Sh1, Sh3) or (S1, S4, S6, S7, Sh1, Sh3)
(S1, S3, S6, S8, Sh2, Sh4) or (S2, S4, S6, S7, Sh2, Sh4)
(S1, S4, S5, S8, Sh2, Sh4)
+100 (S1, S3, S6, S8, Sh2, Sh3) or (S1, S3, S6, S8, Sh1, Sh4)
(S2, S4, S6, S7, Sh2, Sh3) or (S2, S4, S6, S7, Sh1, Sh4)
(S1, S4, S5, S8, Sh2, Sh3) or (S1, S4, S5, S8, Sh1, Sh4)
+50 (S1, S3, S6, S8, Sh1, Sh3) or (S2, S4, S6, S7, Sh1, Sh3)
(S1, S4, S5, S8, Sh1, Sh3) or (S2, S4, S5, S8, Sh2, Sh4)
(S1, S3, S6, S7, Sh2, Sh4) or (S2, S3, S6, S8, Sh2, Sh4)
(S1, S4, S5, S7, Sh2, Sh4)
0 (S2, S4, S5, S8, Sh2, Sh3) or (S2, S4, S5, S8, Sh1, Sh4)
(S2, S3, S6, S8, Sh2, Sh3) or (S2, S3, S6, S8, Sh1, Sh4)
(S1, S4, S5, S7, Sh2, Sh3) or (S1, S4, S5, S7, Sh1, Sh4)
50 (S2, S4, S5, S7, Sh2, Sh4) or (S1, S3, S5, S8, Sh2, Sh4)
(S2, S3, S6, S7, Sh2, Sh4) or (S2, S4, S5, S8, Sh1, Sh3)
(S1, S3, S6, S7, Sh1, Sh3) or (S2, S3, S6, S8, Sh1, Sh3)
(S1, S4, S5, S7, Sh1, Sh3)
100 (S2, S4, S5, S7, Sh2, Sh3) or (S2, S4, S5, S7, Sh1, Sh4)
(S1, S3, S5, S8, Sh2, Sh3) or (S1, S3, S5, S8, Sh1, Sh4)
(S2, S3, S6, S7, Sh2, Sh3) or (S2, S3, S6, S7, Sh1, Sh4)
150 (S1, S3, S5, S7, Sh2, Sh4) or (S2, S3, S5, S8, Sh2, Sh4)
(S2, S4, S5, S7, Sh1, Sh3) or (S1, S3, S5, S8, Sh1, Sh3)
(S2, S3, S6, S7, Sh1, Sh3)
200 (S1, S3, S5, S7, Sh2, Sh3) or (S1, S3, S5, S7, Sh1, Sh4)
(S2, S3, S5, S8, Sh2, Sh3) or (S2, S3, S5, S8, Sh1, Sh4)
250 (S2, S3, S5, S7, Sh2, Sh4) or (S1, S3, S5, S7, Sh1, Sh3)
(S2, S3, S5, S8, Sh1, Sh3)
300 (S2, S3, S5, S7, Sh2, Sh3) or (S2, S3, S5, S7, Sh1, Sh4)
350 (S2, S3, S5, S7, Sh1, Sh3)
Table 2 ON state switches lookup table for asymmetric
proposed topology.
Output
voltage
ON state switches
+450 (S1, S4, S6, S8, Sh2, Sh4)
+400 (S1, S4, S6, S8, Sh1, Sh3) or (S1, S4, S6, S8, Sh1, Sh4)
+350 (S1, S4, S6, S8, Sh2, Sh3) or (S2, S4, S6, S8, Sh1, Sh4)
+300 (S2, S4, S6, S8, Sh2, Sh3) or (S2, S4, S6, S8, Sh1, Sh4)
+250 (S2, S4, S6, S8, Sh1, Sh3) or (S1, S3, S6, S8, Sh2, Sh4)
(S1, S4, S6, S7, Sh2, Sh4)
+200 (S1, S3, S6, S8, Sh2, Sh3) or (S1, S3, S6, S8, Sh1, Sh4)
(S1, S4, S6, S7, Sh2, Sh3) or (S1, S4, S6, S7, Sh1, Sh4)
+150 (S1, S3, S6, S8, Sh1, Sh3) or (S1, S4, S6, S7, Sh1, Sh3)
(S2, S3, S6, S8, Sh1, Sh4) or (S2, S4, S6, S7, Sh2, Sh4)
(S1, S4, S5, S8, Sh2, Sh4)
+100 (S2, S3, S6, S8, Sh2, Sh3) or (S2, S3, S6, S8, Sh1, Sh4)
(S2, S4, S6, S7, Sh2, Sh3) or (S2, S4, S6, S7, Sh1, Sh4)
(S1, S4, S5, S8, Sh2, Sh3) or (S1, S4, S5, S8, Sh1, Sh4)
+50 (S2, S3, S6, S8, Sh1, Sh3) or (S2, S4, S6, S7, Sh1, Sh3)
(S1, S4, S5, S8, Sh1, Sh3) or (S2, S4, S5, S8, Sh2, Sh4)
(S1, S3, S6, S7, Sh2, Sh4)
0 (S2, S4, S5, S8, Sh2, Sh3) or (S2, S4, S5, S8, Sh1, Sh4)
(S1, S3, S6, S7, Sh2, Sh3) or (S1, S3, S6, S7, Sh1, Sh4)
50 (S1, S4, S5, S7, Sh2, Sh4) or (S1, S3, S5, S8, Sh2, Sh4)
(S2, S3, S6, S7, Sh2, Sh4) or (S2, S4, S5, S8, Sh1, Sh3)
(S1, S3, S6, S7, Sh1, Sh3)
100 (S1, S4, S5, S7, Sh2, Sh3) or (S1, S4, S5, S7, Sh1, Sh4)
(S1, S3, S5, S8, Sh2, Sh3) or (S1, S3, S5, S8, Sh1, Sh4)
(S2, S3, S6, S7, Sh2, Sh3) or (S2, S3, S6, S7, Sh1, Sh4)
150 (S2, S4, S5, S7, Sh2, Sh4) or (S2, S3, S5, S8, Sh2, Sh4)
(S1, S4, S5, S7, Sh1, Sh3) or (S1, S3, S5, S8, Sh1, Sh3)
(S2, S3, S6, S7, Sh1, Sh3)
200 (S2, S4, S5, S7, Sh2, Sh3) or (S2, S4, S5, S7, Sh1, Sh4)
(S2, S3, S5, S8, Sh2, Sh3) or (S2, S3, S5, S8, Sh1, Sh4)
250 (S1, S3, S5, S7, Sh2, Sh4) or (S2, S4, S5, S7, Sh1, Sh3)
(S2, S3, S5, S8, Sh1, Sh3)
300 (S1, S3, S5, S7, Sh2, Sh3) or (S1, S3, S5, S7, Sh1, Sh4)
350 (S2, S3, S5, S7, Sh2, Sh4) or (S1, S3, S5, S7, Sh1, Sh3)
400 (S2, S3, S5, S7, Sh2, Sh3) or (S2, S3, S5, S7, Sh1, Sh4)
450 (S2, S3, S5, S7, Sh1, Sh3)
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described byFig. 5. Fig. 5(a) shows the conﬁguration of a 15-level
proposedmultilevel inverter. The carrier and reference signals are
shown in Fig. 5(b). The number of carrier signals is obtained by
nCarrier = m  1 = 14 [15]. Fig. 5(c) shows the output voltage of
Vo. The output voltage frequency spectrum is given in Fig. 5(d).
Themagnitude of each voltage source in basic structure is consid-
ered, V1 = V2 = V3 = 100 V and the value of voltage source in
H-bridge cell is VH-bridge = 50 V. Table 1 shows ON state
switches lookup table for each output voltage level.3.2. Hybrid asymmetric converter
One disadvantage of topology shown in Fig. 2 is that DC volt-
age source magnitude cannot be determined as binary and tri-
nary asymmetric states.
In this paper a new method to determine DC voltage mag-
nitudes is proposed based on special sequence, which is taken
from Fibonacci series [14]; as follows:for V1 ¼ 1pu; V2 ¼ 1pu
then Vi ¼ Vi1 þ Vi2; i ¼ 3; 4; 5; . . .
ð11Þ
Hence, without increase in the number of components, volt-
age levels increase and waveform being high quality and so
structure has been asymmetric. Thus, DC voltage sources
value, can be obtained as follows:
Vi ¼ u
i  ð1 uÞiﬃﬃﬃ
5
p Vdc; i ¼ 1; 2; 3; . . . ; n ð12Þ
where n is the number of DC voltage sources and u is called
Golden Ratio that is equal to:
u ¼ 1þ
ﬃﬃﬃ
5
p
2
ð13Þ
In asymmetrical proposed topology the number of voltage
levels is equal to:
m ¼  4
ﬃﬃﬃ
5
p ðð1 uÞnþ1  unþ1Þ
5
 1 ð14Þ
(d)(c)
(b)(a)
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Figure 6 Operation of 19-level proposed asymmetric converter: (a) The conﬁguration of a 19-level proposed asymmetric MLI;
(b) Carriers and reference signals; (c) Output voltage; (d) Frequency spectrum of output voltage.
Selection of DC voltage magnitude using Fibonacci series for new hybrid asymmetrical multilevel inverter 533And PIV is obtained by:PIV ¼ 2þ 2u
n1  ð1 uÞn1ﬃﬃﬃ
5
p
 
þ2
Xn2
k¼0
uk  ð1 uÞkﬃﬃﬃ
5
p þ u
kþ1  ð1 uÞkþ1ﬃﬃﬃ
5
p
 !!
Vdc ð15ÞThus, value of DC voltage sources in basic structure will be
{Vdc, Vdc, 2Vdc, 3Vdc, 5Vdc, 8Vdc, 13Vdc, . . .}. Fig. 6(a) shows,
19 level hybrid asymmetric proposed topology with n= 4
DC voltage sources.
The value of each voltage source in basic structure is con-
sidered, {100 V, 100 V, 200 V} and the value of voltage source
in H-bridge cell is VH-bridge = 50 V. The carrier and reference
signals are shown in Fig. 6(b). The number of carrier signals
is nCarrier = m  1 = 18. Output voltage of Vo is presented
in Fig. 6(c). Fig. 6(d) shows the output voltage frequency spec-
trum of the proposed asymmetric topology. Table 2 shows ON
state switches lookup table for each output voltage level for
asymmetric proposed topology.Table 3 Number of switches and PIV value for conventional
symmetric inverters and proposed.
Symmetric inverter CMI Semi cascade Proposed
m (number of levels) 2n+ 1 2n+ 1 4n  1
PIV 4nVdc (6n  2)Vdc (4n  2)Vdc
Switches (IGBT) 4n 2n+ 2 2n+ 4 Figure 7 Comparison number of switches and PIV of symmetric
topologies: (a) Number of switches; (b) PIV (pu).
Figure 8 Comparison number of switches and PIV of asymmet-
ric topologies: (a) Number of switches; (b) PIV (pu).
PCI-1716
R-L
Load
74HC573 Buffer
Table 4 Number of switches and PIV value for conventional asymmetric inverters and proposed.
Asymmetric inverter Binary CMI Trinary CMI Binary semi cascade Proposed
m (number of levels) 2n+1  1 3n 2n+1 – 1  4
ﬃﬃ
5
p ðð1uÞnþ1unþ1Þ
5  1
PIV (2n+2  4)Vdc (2 · 3n  2)Vdc (6 · 2n  6)Vdc PIV ¼ 2þ 2 u
n1ð1uÞn1ﬃﬃ
5
p þ 2Pn2k¼0 ukð1uÞkﬃﬃ5p þ ukþ1ð1uÞkþ1ﬃﬃ5p
  
Vdc
Switches (IGBT) 4n 4n 2n+ 4 2n+ 4
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other topologies
4.1. Symmetric topology
In this section, the proposed topology is compared with other
three multilevel inverters. The ﬁrst comparison index is PIV.
The main purpose of this paper, was obtaining least PIV with
respect to other topologies of multilevel inverters. In symmet-
rical hybrid proposed topology, PIV of switches is given by
PIV= (4n  2)Vdc. Table 3, summarizes the number of
switches and PIVs for the symmetric cascaded multilevel
inverter and symmetric topology of [6] and also proposed sym-
metric topology respectively, where n is the number of DC
voltage sources. As shown in Fig. 7(a), for generate same out-
put levels number, the number of switches for symmetric pro-
posed topology is fewer than other topologies. Also, Fig. 7(b)
presents that with the same number of output voltage levels,
switches PIV for symmetric proposed topology is fewer.
4.2. Asymmetric topology
Table 4, summarizes the number of switches and PIV for the
binary and trinary cascaded multilevel inverter and asymmet-
ric topology of [6] and proposed topology respectively.
Fig. 8 compares number of switches and switches PIV, ver-
sus the number of voltage levels, for proposed topology and
other asymmetric topologies. As shown in Fig. 8, although
the number of switches for synthesizing same number of volt-
age levels, is further with respect to trinary and binary cas-
caded multilevel inverter (Fig. 8(a)), but this defect is
negligible versus need for least PIV. Switches PIV of proposed
asymmetric multilevel inverter, has least value with respect to
other topologies. This minimizes total cost of inverter.
Comparison PIV is shown in Fig. 8(b).H-bridge
Basic
Structure
Figure 9 Hardware implementation of 19-level proposed asym-
metric multilevel inverter.5. Experimental results
In order to validate proposed topology, an experimental pro-
totype of the 19-level asymmetric proposed inverter is imple-
mented. The PCI-1716 DAQ has been used to generate
switching pulses. The 74HC573 current buffer has been used
to preservation DAQ from high current. The inverter consists
of 12 switches power MOSFET-IRFP460 and TLP250 as
MOSFET driver. Fig. 9 shows the experimental circuit setup.
The parameters of resistive inductive load are 40X and 1H.
Carrier waveforms for switching algorithm assumed constant
by values of {0.5, 1.5, 2.5, 3.5, . . . , 17.5}. It should be noted
that the values of DC voltage sources are {25 V, 50 V, 50 V,
100 V} according to Fibonacci series.Fig. 10(a) depicts experimental waveforms of the voltage
and current of load. Fig. 10(b and c) show the output voltage
of basic structure (VB) and H-bridge cell (VH), respectively. As
shown in Fig. 10(a–c), since the four switches H-bridge
inverter has been mixed by basic structure as series, the output
(b)
(a) 
Load Voltage 
Resistance Voltage
(10*Load Current)
(c)
Figure 10 Experimental results: (a) The output voltage (10 · 10V/
Div) and resistance voltage (10 * load current) (10 · 0.5V/Div) (b)
Output voltage of basic structure, VB(10 · 10V/Div); (c) Output
voltage of H-bridge cell,VH(10 · 2V/Div); (d) Frequency Spectrum.
Selection of DC voltage magnitude using Fibonacci series for new hybrid asymmetrical multilevel inverter 535voltage levels VO doubled with respect to basic structure volt-
age. Also the output voltage THD and output current THD
are measured respectively 6.79% and 3.34%.
6. Conclusions
In this paper a new topology of symmetric and asymmetric
multilevel inverters has been presented. In asymmetric conﬁg-
uration for determination of DC voltage source magnitude,
Fibonacci series has been used. This method results in a
remarkable reduction in both the PIV and cost of the con-
verter. This is because the selected MOSFETs (or IGBTs)
can be of low cost due to low applied voltage with respect to
other conﬁgurations. Validity of the analysis has been proved
by simulation and experimental results.
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